The RTL Design & Verification internship is a project-based, **12-week, 100+ hours** program structured to provide comprehensive exposure to digital design methodologies and verification techniques. You will implement a complete functional **SoC Subsystem** using real-world blocks, leveraging Verilog/SystemVerilog and industry planning tools.
Reasons to invest in your VLSI career with us.
Learn from industry veterans with 10+ years of experience at top semiconductor Industries.
80% practical, 20% theory - focus on hands-on skills and real-world applications.
Limited participants ensure personalized attention and one-on-one mentoring.
Full access to professional simulators and debugging tools for your projects.
What makes this internship unique and valuable for your career.
This internship is ideal for passionate learners ready to dive into semiconductor design.
B.Tech / M.Tech Students
ECE, EEE, VLSI, and related disciplines
Fresh Graduates
Aspiring to start a career in VLSI design
Working Professionals
Looking to upskill in VLSI design
Programming Background
Basic coding knowledge in HDL/Verilog is beneficial
This project-centric program guarantees hands-on mastery of core digital design and RTL development concepts for job readiness.
Master digital design fundamentals, Verilog/SystemVerilog coding, and RTL architecture thinking for synthesizable logic (FSMs, Counters, Sequential/Combinational logic).
Implement and integrate complex SoC macros like **Counter, Comparator, Power/Clock Control, and Memory** into one working functional subsystem.
Gain practical experience in implementing and converting data between industry-standard communication protocols like **UART, SPI, and I2C**.
Learn fundamental verification concepts, including SystemVerilog structures, Interfaces, and Assertions for efficient testbench creation.
Implement and manage complex power modes (Sleep/Deep Sleep) and clock distribution using dedicated **Power Control** and **Clock Scaler/Controller** blocks.
Learn to use real-world planning tools (like Freeplane) for requirement tracking, block diagram creation, and managing the entire project flow.
A week-by-week breakdown of the topics covered in our Design and Verification internship.
| Week | Topic | Topic Details / Hands-on |
|---|---|---|
| WEEK 1 | Digital Design Basics | The course begins with a detailed overview to provide a clear understanding of the overall structure and objectives. It covers fundamental digital design concepts: number systems and conversions, logic gates, Karnaugh maps, combinational and sequential circuits, synchronous and asynchronous designs, counters, finite state machine (FSM) states, and memory fundamentals. |
| WEEK 2 | Verilog Basics | The basics of Verilog are introduced with an explanation of the GVIM editor and commonly used commands. The need for the Verilog hardware description language is discussed, followed by a detailed overview of its capabilities and applications in digital design. |
| WEEK 3 | Verilog Concepts (1) | Core Verilog concepts are explained in detail, including syntax, module definitions, port declarations, and EDA tool usage. Coding styles for combinational and sequential logic are also covered. |
| WEEK 4 | Verilog Concepts (2) | Advanced Verilog concepts are addressed, focusing on state machine design, testbench fundamentals, functions, loops, tasks, and structured testbench development. |
| WEEK 5 | Project Execution and Flow (Counter & Comparator) | Project execution flow is introduced through basic design examples such as counters and comparators. This includes tool usage, design and functionality explanation using Verilog, understanding project requirements, and following a structured execution methodology. |
| WEEK 6 | System Verilog Basics | SystemVerilog fundamentals are covered, explaining the need for SystemVerilog and its advantages over Verilog. Topics include data types, loops, arrays, mailboxes, interfaces, structures, enumerations, and assertion-based verification. |
| WEEK 7 | System Verilog Fundamentals | Advanced SystemVerilog concepts are introduced, including classes, object-oriented programming principles, randomization techniques, and constraint handling. |
| WEEK 8 | System Verilog Fundamentals | Functional coverage concepts are explained along with detailed discussion of SystemVerilog testbench components used in verification environments. |
| WEEK 9 | Project Execution and Flow (Verification) | Verification-focused project execution is covered by building complete testbenches using SystemVerilog. Key concepts such as monitors, scoreboards, drivers, and environments are explained, followed by requirements verification and coverage closure for counter and comparator designs. |
| WEEK 10 | Project Execution (Power Controller) | The functionality and design of a power controller are explained using Verilog. Testbenches are developed using both Verilog and SystemVerilog, with emphasis on requirements verification and coverage completion. |
| WEEK 11 | Project Execution (Interrupt Controller, Memory, Clock Scaler) | The design and functionality of an interrupt controller, memory, and clock scaler are explained using Verilog. Testbenches are created using Verilog and SystemVerilog, followed by verification of requirements and coverage completion. |
| WEEK 12 | Project Execution (Serial Communication Protocols) | Serial communication protocols such as SPI, UART, and I2C are covered, including design explanation using Verilog. Testbenches are built using Verilog and SystemVerilog, and requirements verification and coverage completion are performed. |
| WEEK 13 | Project Execution (Serial Data Conversion) | Serial data conversion functionality is explained through Verilog-based design. Testbenches are developed using Verilog and SystemVerilog, followed by requirements verification and coverage analysis. |
| WEEK 14 | Final Integration | All individual modules are integrated into a complete system, with emphasis on interconnection and mapping up to the PAD level. |
| WEEK 15 | Conclusion | The course concludes with register mapping, regression execution, and final coverage verification to ensure design correctness and completeness. |
Start your journey towards becoming a semiconductor design expert today. Limited seats available for this batch!
Register Now